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characterization of multichip modules
using existing InP. Following processing,
a test campaign was carried out using
single-chip modules at 100 GHz. Suc-
cessful development of the chips will
lead to development of multichip mod-
ules, with simultaneous Q and U Stokes
parameter detection.
This MMIC (monolithic microwave in-
tegrated circuit) amplifier takes advan-
tage of performance improvements in-
tended for higher frequencies, but in
this innovation are applied at 90 GHz.
The large amount of available gain ulti-
mately leads to lower possible noise per-
formance at 90 GHz.
This work was done by Lorene A. Samoska,
Todd C. Gaier, Stephanie Xenos, Mary M.
Soria, Pekka P. Kangaslahti, and Kieran A.
Cleary of Caltech; and Linda Ferreira, Richard
Lai and Xiaobing Mei of Northrop Grumman
Corporation for NASA’s Jet Propulsion Labora-
tory. Further information is contained in a
TSP (see page 1). NPO-46627
A 311-GHz Fundamental Oscillator Using InP HBT Technology
This is the first fundamental HBT oscillator operating above 300 GHz.
NASA’s Jet Propulsion Laboratory, Pasadena, California
This oscillator uses a single-emitter
0.3-µm InP heterojunction bipolar
transistor (HBT) device with maximum
frequency of oscillation (fmax) greater
than 500 GHz. Due to high conductor
and substrate losses at submillimeter-
wave frequencies, a primary challenge
is to efficiently use the intrinsic device
gain. This was done by using a suitable
transmission-line media and circuit
topology. The passive components of
the oscillator are realized in a two-
metal process with benzocyclobutene
(BCB) used as the primary transmis-
sion line dielectric. The circuit was de-
signed using microstrip transmission
lines.
The oscillator is implemented in a
common-base topology due to its in-
herent instability, and the design in-
cludes an on-chip resonator, output-
matching circuitry, and an
injection-locking port, the port being
used to demonstrate the injection-lock-
ing prin ciple. A free-running fre-
quency of 311.6 GHz has been meas-
ured by down-converting the signal.
Ad di tionally, injection locking has
been successfully demonstrated with
up to 17.8 dB of injection-locking gain.
The injection-locking reference signal
is generated using a 2–20 GHz fre-
quency synthesizer, followed by a dou-
bler, active tripler, a W-band amplifier,
and then a passive tripler. Therefore,
the source frequency is multiplied 18
times to obtain a signal above 300 GHz
that can be used to injection lock the
oscillator. Measurement shows that in-
jection locking has improved the
phase noise of the oscillator and can
be also used for synchronizing a series
of oscillators.
A signal conductor is implemented
near the BCP -InP interface and the
topside of the BCB layer is fully metal-
lized as a signal ground. Because the
fields are primarily constrained in the
lower permittivity BCB region, this
type of transmission line is referred to
as an inverted microstrip. In addition,
both common-emitter and common-
base circuits were investigated to de-
termine optimum topology for oscilla-
tor design. The common -base
topology required smaller amount of
feedback than the common-emitter
design, therefore preserving device
gain, and was chosen for the oscillator
design.
The submillimeter-wave region offers
several advantages for sensors and com-
munication systems, such as high resolu-
tion and all-weather imaging due to the
short-wavelength, and improved com-
munication speeds by access to greater
frequency bandwidth. This oscillator cir-
cuit is a prototype of the first HBT oscil-
lator operating above 300 GHz. Addi-
tional development is necessary to
increase the output power of the circuit
for radar and imaging applications.
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A multi-angle spectro-polarimetric im-
ager (MSPI) is an advanced camera sys-
tem currently under development at JPL
for possible future consideration on a
satellite-based Aerosol-Cloud-Environ -
ment (ACE) interaction study. The light
in the optical system is subjected to a
complex modulation designed to make
the overall system robust against many
instrumental artifacts that have plagued
such measurements in the past. This
scheme involves two photoelastic modu-
lators that are beating in a carefully se-
lected pattern against each other. In
order to properly sample this modula-
tion pattern, each of the proposed nine
cameras in the system needs to read out
its imager array about 1,000 times per
second. The onboard processing re-
quired to compress this data involves
least-squares fits (LSFs) of Bessel func-
tions to data from every pixel in real-
time, thus requiring an onboard com-
puting system with advanced data
processing capabilities in excess of those
commonly available for space flight.
As a potential solution to meet the
MSPI onboard processing requirements,
an LSF algorithm was developed on the
Xilinx Virtex-4FX60 field programmable
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gate array (FPGA). In addition to config-
urable hardware capability, this FPGA in-
cludes Power -PC405 microprocessors,
which together enable a combination
hardware/ software processing system.
A laboratory demonstration was car-
ried out based on a hardware/ soft-
ware co-designed processing architec-
ture that includes hardware-based
data collection and least-squares fit-
ting (computationally), and software-
based transcendental function compu-
tation (algorithmically complex) on
the FPGA. Initial results showed that
these calculations can be handled
using a combination of the Virtex-
4TM Power-PC core and the hardware
fabric.
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